

Maximizing Routing Resource Reuse in a Reconfiguration-aware Connection Router for FPGAs



Elias Vansteenkiste

Karel Bruneel and Dirk Stroobandt

Elias.Vansteenkiste@UGent.be

FPGA configuration


Programmable
routing



Parameterized Configuration

Parameters

{ 0 1 0 **A+B** **AB** **A** 1 }



A **B**

0 **0**

{ 0 1 0 **0** **0** **0** 1 }

0 **1**

{ 0 1 0 **1** **0** **0** 1 }

1 **0**

{ 0 1 0 **1** **0** **1** 1 }

1 **1**

{ 0 1 0 **1** **1** **1** 1 }

**Parameterized
Configuration**


**Specialized
Configurations**

Applications

- Dynamic Circuit Specialization
 - Circuit optimization (smaller, faster, ...) using run-time reconfiguration
- Circuit Specialization
 - Hard coded settings of devices

Very fast generation of specialized configurations

What's new in this work




Tunable Static Connections (TCON)

**Routing TCONs,
while maximizing the reuse of routing resources**


Outline

- FPGA configuration
- Applications
- What's new in this work
- **Toolflow**
- **Router**
- **Experimental Case Study**
- **Conclusion and Future work**

Toolflow




Generic Stage of the Tool Flow






```
entity multiplexer is
port(
  --BEGIN PARAM
  sel : in std_logic_vector(2 downto 0);
  --END PARAM
  in  : in std_logic_vector(3 downto 0);
  out : out std_logic
);
end multiplexer;




architecture behavior of multiplexer is
begin
  out <= in(conv_integer(sel));
end behavior;
```





Generic Stage of the Tool Flow




Generic Stage of the Tool Flow



Generic Stage of the Tool Flow



TCON - Tunable Connection




$C(P)$ - Connection condition, Boolean function of P
If $C(P)$ is true, then connection is active

- Generated by Technology Mapping
- Endpoints are fixed after Placement
- Router reserves the wires to realize the connection, when $C(P)$ is true

Example: 2 x 2 Crossbar


- Conventional implementation:

- 2 LUTs
- 6 connections



- TCON implementation:

- 0 LUTs
- 4 TCONs



Router: Problems

Goal: Realize TCONs, minimizing the necessary resources?`


Problem 1:

Circuits with static connections:

- Connections ζ_1 and ζ_2 **with same source**,
 - > carry the same signal
 - > may share resources
 - > bundled in a net

Conventional Solution for static circuits:

Pathfinder




Router: Problems

Circuits with TCONs:


- TCONs ζ_1 and ζ_2 **with same source**, carry same signal, may share resources
- TCONs ζ_1 and ζ_2 **not active at same time**, may share resources

Pathfinder **not applicable**




Bundle Connections

- Problem 2:
Comparing Connection Conditions
in the kernel
Computationally Not Feasible
- Bundle connections that may share
routing resources before routing



Router: Problems

- Problem 3:
Resource Sharing Stimulation
- Conventional routing:
Zero cost stimulation
- Not possible in case of TCONs:
Two resource sharing possibilities
- Solution:
Both types of legal resource sharing
are allowed
Only the largest bundle is stimulated



Experimental Case Study: Clos Networks


Multistage Circuit Switching Network

Three stages

- Ingress
- Middle
- Egress


Each stage built up of crossbars

Advantage:
the number of crosspoints **fewer**
compared to one large crossbar




Clos Network Implementations

- Stages are built up of 4 x 4 Crossbars
- 3 Sizes:
 - 16 x 16
 - 64 x 64
 - 256 x 256
- 3 types of implementation:
 - Conventional
 - TLUT
 - TCON (Combined)





TLUT implementation




TCON implementation

Area




Minimum Channel Width and Compilation time

Minimum Channel Width



Router Execution Time



Conclusion

- Routing algorithm for parameterized interconnections (Tunable Connections)
- Saves area (LUTs and wires) on FPGA
- Reduces logic depth
- Reduces execution time



Future Work

- Pack and Place algorithms
- Demonstrate Dynamic specialization of the FPGA's interconnect network on contemporary FPGAs
 - Support for Heterogeneous FPGAs:
Xilinx's Virtex-V
 - Complex routing architectures
 - Fully elaborated examples
 - Rapid Smith


Acknowledgement

- Faster European project
- Phd. Grant, IWT,
Flemish Agency for Innovation through
Science and Technics

Toolflow



Tunable LUT
TLUT



Tunable Connection
TCON

Router: Algorithm

```
while congestedResourcesExist():  
    for each bundle  $\beta$  in tunable circuit do:  
        for each connection  $\zeta$  in  $\beta$  do:  
             $\zeta$ .ripUpRouting()  
             $\zeta$ .path = Dijkstra( $\zeta$ .source,  
 $\zeta$ .sink)  
  
             $\zeta$ .resources.updateCongestionCost()  
            allResources.updateHistoryCost()
```