

TOWARDS GCC-BASED AUTOMATIC SOFT-CORE CUSTOMIZATION


Target
Architecture

SpartanMC Soft-Core Processor

- 18 bit RISC architecture tailored for FPGAs
- 3 stage pipeline
- FPGA BlockRAMs as main memory
- Sliding register window
- Memory mapped peripheral interface

Processor Extension

- Extensions implemented as memory mapped peripheral
- Interface based on static peripheral stub
→ Simple integration into current toolflow



Application
Analysis

C Source Code

- Complete application sources considered for hardware extensions (even if scatted across different files)
- No code annotation required

```

...
mandelbrot.c
...
main.c
...
colormap.c
...
log2() {
...
}
...
Example Application

```

GCC Instrumentation

- GIMPLE based application analysis and modification
→ independent of input language and target architecture
- Uses GCC optimization passes for static code analysis and hardware generation
- Fully automated process
- Whole application analysis (across file boundaries) requires two consecutive GCC runs
→ **Analysis Run** and **Synthesis Run**

Analysis Results

- Generate sorted list of loop candidates from call graph
 - Consider first n highest ranked loops (e.g. #iterations) for hardware generation process
-
- case $n = 1$
 - reject $\log_2(\dots)$
→ 400 iterations
 - select $\text{in_mandelbrot_set}(\dots)$
→ 50000 iterations

Sources

**GCC
Analysis Runs**

Intermediate
Analysis Transcript

Binary Objects


**GCC
Synthesis Runs**

HDL Sources

HDL
Generation

Generate and Adapt Binary


- Replace loop body in GIMPLE tree with polling loop
- Add additional Phi-Nodes for different loop exit conditions (e.g. Basic Block 10)
- Replace GIMPLE variable assignments with peripheral memory pointers



**Patch
GIMPLE Tree**


GIMPLE Tree Example

- Resulting GIMPLE tree for mandelbrot function main loop




Hardware Generation

- Just as proof of concept
- Generate stateless datapath for arithmetic loop body
- Use IO registers for data transfers
- Reject code containing arrays, structures or pointers



**Generate
HDL Code**

Results



Resource Consumption and Speedup

- SoC contains processor, serial interface, timer and peripheral extension
- Tested on Spartan 6 (XC6sCX45T) FPGA
- Achieved a speedup of 13.5 using 158 additional LUTs and 3 DSPs

Current Restrictions and Future Work

- Only inner-most loops of functions considered for peripheral extensions
- Datapath generated as stateless net (no scheduling or pipelining) → **work in progress**
- No support for memory access (arrays, structures and pointers) → **work in progress**

